

High aspect-ratio InGaAs FinFETs with sub-20 nm fin width

Alon Vardi, Jianqiang Lin, Wenjie Lu, Xin Zhao and
Jesús A. del Alamo

Microsystems Technology Laboratories, MIT

June 15, 2016


Sponsors:

**DTRA (HDTRA 1-14-1-0057),
NSF E3S STC (grant #0939514)
Lam Research**

Outline

- Motivation
- Process technology
- Electrical characteristics
- Late news
- Conclusions


InGaAs planar Quantum-Well MOSFETs



del Alamo, J-EDS 2016

- Superior electron transport properties in InGaAs
- InGaAs planar MOSFET performance exceeds that of High Electron Mobility Transistors (HEMT)



InGaAs planar Quantum-Well MOSFETs - short-channel effects



Lin, IEDM 2014

- Short-channel effects limit scaling to $L_g \sim 40 \text{ nm}$
- 3D transistors required for further scaling


FinFETs




Double-gate MOSFET

Tri-gate MOSFET

Intel Si Trigate MOSFETs





22 nm Process




14 nm Process

- FinFETs are use in modern state-of-the-art technologies
- Good balance of SCE and high ON current per footprint


InGaAs FinFETs




Thathachary, VLSI 2015




Waldron, VLSI 2014



Radosavljevic, IEDM 2011




Kim, IEDM 2013




Kim, TED 2014

- Demonstrations to date: $W_f \geq 25 \text{ nm}$, $AR_c \leq 1$

Goal: Sub-20 nm W_f Self-aligned III-V FinFETs





$$AR_c = H_c/W_f$$
$$AR_f = H_f/W_f$$




- Deeply scaled fin width, gate length and gate oxide
- High channel to fin width aspect ratio (AR_c)
- Self-aligned contacts
- CMOS-compatible processes and materials in front-end


Fin definition: Dry etch + Digital etch



- **$\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ RIE** of InGaAs nanostructures with smooth, vertical sidewalls and high aspect ratio (>10)
- **Digital etch (DE)**: self-limiting O_2 plasma oxidation + H_2SO_4 oxide removal




Device fabrication





- Highly doped cap
- 40 nm thick channel layer
- Delta doping underneath

Device fabrication





- Sputtered W/Mo contact
- CVD SiO_2 hard mask

Device fabrication






- Sputtered W/Mo contact
- CVD SiO₂ hard mask
- Gate lithography
- Gate recess (Dry): SiO₂/W/Mo
- Active area definition





Device fabrication



- Sputtered W/Mo contact
- CVD SiO₂ hard mask
- Gate lithography
- Gate recess (Dry): SiO₂/W/Mo
- Active area definition
- Gate recess (Wet): Cap etch






Device fabrication






- Sputtered Mo contact
- CVD SiO_2 hard mask
- Gate lithography
- Gate recess (Dry): $\text{SiO}_2/\text{W}/\text{Mo}$
- Active area definition
- Gate recess (Wet): Cap etch
- Fin Lithography
- Fin etch

Device fabrication






- Sputtered W/Mo contact
- CVD SiO₂ hard mask
- Gate lithography
- Gate recess (Dry): SiO₂/W/Mo
- Active area definition
- Gate recess (Wet): Cap etch
- Fin lithography
- Fin etch
- Digital etching
- ALD gate dielectric deposition
- Mo gate sputtering



- Double gate FinFET
- Al₂O₃/HfO₂, EOT = 1 nm



Device fabrication



- Fin pitch 200 nm
- 10-50 fins/device




- Sputtered W/Mo contact
- CVD SiO₂ hard mask
- Gate lithography
- Gate recess (Dry): SiO₂/W/Mo
- Active area definition
- Gate recess (Wet): Cap etch
- Fin Lithography
- Fin etch
- Digital etching
- ALD gate dielectric deposition
- Mo gate sputtering
- Gate head photo and pattern
- ILD1 deposition
- Via opening
- Pad formation

Long channel characteristics, $W_f=22\text{ nm}, L_g=2\text{ }\mu\text{m}$




- $S_{lin}=68\text{ mV/dec}$
- Negligible DIBL
- Good electrostatic control over dry etched sidewalls

Short channel characteristics, $W_f=22\text{ nm}$, $L_g=30\text{ nm}$





Current normalized
by $2 \times H_c$

- $AR_c \sim 2$
- $g_{m,max} = 1.4\text{ mS}/\mu\text{m}$ at $V_{DS}=0.5\text{ V}$
- $R_{on} = 170\ \Omega \cdot \mu\text{m}$




Most aggressively scaled device, $W_f=7$ nm, $L_g=20$ nm



- $AR_c \sim 6$
- Poor drive current \rightarrow Increased line edge roughness for $W_f < 10$ nm


L_g and W_f scaling




- $L_g \downarrow \rightarrow g_m \uparrow$
- $W_f \downarrow \rightarrow g_m \downarrow$

L_g and W_f scaling

$g_{m,max}$ at $V_{DS}=0.5$ V



S_{sat} at $V_{DS}=0.5$ V




- $L_g \downarrow \rightarrow g_m \uparrow$
- $W_f \downarrow \rightarrow g_m \downarrow$


- $W_f \downarrow \rightarrow L_g @ \text{onset of SCE} \downarrow$

L_g and W_f scaling


$g_{m,max}$ at $v_{DS}=0.5$ V



S_{sat} at $V_{DS}=0.5$ V




I_{on} at $I_{off}=100$ nA/um



- $L_g \downarrow \rightarrow g_m \uparrow$
- $W_f \downarrow \rightarrow g_m \downarrow$
- $W_f \downarrow \rightarrow L_g @ \text{onset of SCE} \downarrow$


- $W_f \downarrow \rightarrow L_g @ \text{max } I_{on} \downarrow$

ON resistance scaling



- $W_f \downarrow \rightarrow R_{on} \uparrow$
- For all W_f , $R_{sd} = 100 \Omega \cdot \mu\text{m}$
- Extremely low series resistance due to contact first and self-aligned approach

V_T rolloff






- $W_f \downarrow \rightarrow V_T \uparrow \rightarrow$ delta doping, quantization
- $W_f \downarrow \rightarrow V_T$ rolloff $\uparrow \rightarrow$ line edge roughness ?

A. Vardi, IEDM 2015

Benchmark




Physical g_m :
normalized by gate periphery



- g_m of Si \sim g_m of III-V
- III-V FinFET $AR_c \leq 1$

Benchmark

Physical g_m :
normalized by gate periphery




Our results:



- $AR_c > 1$ for the first time in III-V
- Sub-20 nm W_f
- $W_f \downarrow \rightarrow g_m \downarrow$

Benchmark

Physical g_m :





Footprint g_m :
normalized by fin width




For g_m/W_f :

- Si \gg III-V
- MIT FinFETs $>$ all other III-V
 - \rightarrow good use of sidewall conductance
 - \rightarrow Our results improve the state-of-art



Post-submission results



$W_f = 7$ nm
 $L_g = 30$ nm
 $\text{EOT} = 0.6$ nm (HfO_2)



Benchmark with latest results



- New record results for sub-10 nm W_f InGaAs FinFETs

Conclusions

- Novel self-aligned gate-last FinFET:
 - Self-aligned gate to contact metals
 - CMOS process compatibility
 - Sub-10 nm fin width
 - $AR_c > 1$ for the first time in III-V
 - Double-gate FinFET
- Outstanding performance and short-channel effects in devices with $L_g = 30$ nm and $W_f = 22$ nm
- Demonstrated subthreshold swing of 68 mV/dec in long channel devices

Thank you !